cli/q
Code Issues Pull Requests Activity

Added more RISC-V registers

Browse Source
This commit is contained in:
Eduard Urbach 2024-08-18 09:52:45 +02:00
parent 771b993dd8
commit 3fa3ff9227
Signed by: akyoto
GPG Key ID: C874F672B1AF20C0
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/arch/riscv/Registers.go
View File

@ -37,4 +37,7 @@ const (
X31
)
var SyscallInputRegisters = []cpu.Register{X10, X11, X12, X13, X14, X15, X16}
var (
SyscallInputRegisters = []cpu.Register{X17, X10, X11, X12, X13, X14, X15, X16}
SyscallOutputRegisters = []cpu.Register{X10, X11}
)